mirror of
https://github.com/caperren/school_archives.git
synced 2025-11-10 14:11:14 +00:00
Corwin Perren
b300c76103
These are all design documents that I thought I had lost. It's may make me cringe, but it's still cool to use it to see how far I've come.
3 lines
19 KiB
XML
3 lines
19 KiB
XML
<?xml version="1.0"?>
|
|
<PCBDesignProperties2.6><Layers><Board><BoardOnOff>1</BoardOnOff><BoardState>6</BoardState><BoardSpecificOnOff>1</BoardSpecificOnOff><BoardSpecificState>13</BoardSpecificState><BoardSpecificTransState>1</BoardSpecificTransState><ContourOnOff>1</ContourOnOff><ContourState>13</ContourState><ContourTransState>1</ContourTransState><MountingHolesOnOff>1</MountingHolesOnOff><MountingHolesState>13</MountingHolesState><MountingHolesTransState>1</MountingHolesTransState><ObstructAllVisibility>1</ObstructAllVisibility><ObstructAllState>13</ObstructAllState><ObstructViaVisibility>1</ObstructViaVisibility><ObstructViaState>13</ObstructViaState><ObstructTraceVisibility>1</ObstructTraceVisibility><ObstructTraceState>13</ObstructTraceState><ObstructTraceViaVisibility>1</ObstructTraceViaVisibility><ObstructTraceViaState>13</ObstructTraceViaState><OtherHolesOnOff>1</OtherHolesOnOff><OtherHolesState>13</OtherHolesState><OtherHolesTransState>2</OtherHolesTransState><CavityVisibility>1</CavityVisibility><CavityState>13</CavityState><RouteBorderVisibility>1</RouteBorderVisibility><RouteBorderState>13</RouteBorderState></Board><AllLayers><AllTracesAndPadsOnOff>1</AllTracesAndPadsOnOff><AllTracesAndPadsState>2</AllTracesAndPadsState><AllTracesOnOff>1</AllTracesOnOff><AllTracesState>2</AllTracesState><AllTracesTransState>2</AllTracesTransState><AllPadsOnOff>1</AllPadsOnOff><AllPadsState>2</AllPadsState><AllPadsTransState>2</AllPadsTransState><AllPlanesOnOff>1</AllPlanesOnOff><AllPlanesState>10</AllPlanesState><AllPlanesTransState>2</AllPlanesTransState></AllLayers><Layer1><Start>1</Start><EntireLayerOnOff>1</EntireLayerOnOff><EntireLayerState>2</EntireLayerState><TracesOnOff>1</TracesOnOff><TracesState>2</TracesState><TracesTransState>2</TracesTransState><PadsOnOff>1</PadsOnOff><PadsState>2</PadsState><PadsTransState>2</PadsTransState><PlanesOnOff>1</PlanesOnOff><PlanesState>10</PlanesState><PlanesTransState>2</PlanesTransState><End>0</End></Layer1><Layer2><Start>1</Start><EntireLayerOnOff>1</EntireLayerOnOff><EntireLayerState>2</EntireLayerState><TracesOnOff>1</TracesOnOff><TracesState>2</TracesState><TracesTransState>2</TracesTransState><PadsOnOff>1</PadsOnOff><PadsState>2</PadsState><PadsTransState>2</PadsTransState><PlanesOnOff>1</PlanesOnOff><PlanesState>10</PlanesState><PlanesTransState>2</PlanesTransState><End>0</End></Layer2></Layers><Parts><TopParts><TopAllState>9</TopAllState><TopPlacementState>4</TopPlacementState><TopPlacementTransState>2</TopPlacementTransState></TopParts><BottomParts><BottomAllState>12</BottomAllState><BottomPlacementState>2</BottomPlacementState><BottomPlacementTransState>2</BottomPlacementTransState></BottomParts><TopPlacementObstructs><TopPlacementObsState>8</TopPlacementObsState><TopPlacementObsTransState>0</TopPlacementObsTransState></TopPlacementObstructs><BottomPlacementObstructs><BotPlacementObsState>6</BotPlacementObsState><BotPlacementObsTransState>0</BotPlacementObsTransState></BottomPlacementObstructs><TopBondWires><TopBondWires_State>7</TopBondWires_State><TopBondWires_Visibility>2</TopBondWires_Visibility><TopBondWires_State_BoardLevel>7</TopBondWires_State_BoardLevel><TopBondWires_Visibility_BoardLevel>2</TopBondWires_Visibility_BoardLevel><TopBondWires_State_StackLevel_1>7</TopBondWires_State_StackLevel_1><TopBondWires_Visibility_StackLevel_1>2</TopBondWires_Visibility_StackLevel_1><TopBondWires_State_StackLevel_2>7</TopBondWires_State_StackLevel_2><TopBondWires_Visibility_StackLevel_2>2</TopBondWires_Visibility_StackLevel_2><TopBondWires_State_StackLevel_3>7</TopBondWires_State_StackLevel_3><TopBondWires_Visibility_StackLevel_3>2</TopBondWires_Visibility_StackLevel_3><TopBondWires_State_StackLevel_4>7</TopBondWires_State_StackLevel_4><TopBondWires_Visibility_StackLevel_4>2</TopBondWires_Visibility_StackLevel_4></TopBondWires><BottomBondWires><BottomBondWires_State>5</BottomBondWires_State><BottomBondWires_Visibility>2</BottomBondWires_Visibility><BottomBondWires_State_BoardLevel>5</BottomBondWires_State_BoardLevel><BottomBondWires_Visibility_BoardLevel>2</BottomBondWires_Visibility_BoardLevel><BottomBondWires_State_StackLevel_1>5</BottomBondWires_State_StackLevel_1><BottomBondWires_Visibility_StackLevel_1>2</BottomBondWires_Visibility_StackLevel_1><BottomBondWires_State_StackLevel_2>5</BottomBondWires_State_StackLevel_2><BottomBondWires_Visibility_StackLevel_2>2</BottomBondWires_Visibility_StackLevel_2><BottomBondWires_State_StackLevel_3>5</BottomBondWires_State_StackLevel_3><BottomBondWires_Visibility_StackLevel_3>2</BottomBondWires_Visibility_StackLevel_3><BottomBondWires_State_StackLevel_4>5</BottomBondWires_State_StackLevel_4><BottomBondWires_Visibility_StackLevel_4>2</BottomBondWires_Visibility_StackLevel_4></BottomBondWires><TopDiePins><TopDiePins_State>7</TopDiePins_State><TopDiePins_Visibility>2</TopDiePins_Visibility><TopDiePins_State_BoardLevel>7</TopDiePins_State_BoardLevel><TopDiePins_Visibility_BoardLevel>2</TopDiePins_Visibility_BoardLevel><TopDiePins_State_StackLevel_1>7</TopDiePins_State_StackLevel_1><TopDiePins_Visibility_StackLevel_1>2</TopDiePins_Visibility_StackLevel_1><TopDiePins_State_StackLevel_2>7</TopDiePins_State_StackLevel_2><TopDiePins_Visibility_StackLevel_2>2</TopDiePins_Visibility_StackLevel_2><TopDiePins_State_StackLevel_3>7</TopDiePins_State_StackLevel_3><TopDiePins_Visibility_StackLevel_3>2</TopDiePins_Visibility_StackLevel_3><TopDiePins_State_StackLevel_4>7</TopDiePins_State_StackLevel_4><TopDiePins_Visibility_StackLevel_4>2</TopDiePins_Visibility_StackLevel_4></TopDiePins><BottomDiePins><BottomDiePins_State>5</BottomDiePins_State><BottomDiePins_Visibility>2</BottomDiePins_Visibility><BottomDiePins_State_BoardLevel>5</BottomDiePins_State_BoardLevel><BottomDiePins_Visibility_BoardLevel>2</BottomDiePins_Visibility_BoardLevel><BottomDiePins_State_StackLevel_1>5</BottomDiePins_State_StackLevel_1><BottomDiePins_Visibility_StackLevel_1>2</BottomDiePins_Visibility_StackLevel_1><BottomDiePins_State_StackLevel_2>5</BottomDiePins_State_StackLevel_2><BottomDiePins_Visibility_StackLevel_2>2</BottomDiePins_Visibility_StackLevel_2><BottomDiePins_State_StackLevel_3>5</BottomDiePins_State_StackLevel_3><BottomDiePins_Visibility_StackLevel_3>2</BottomDiePins_Visibility_StackLevel_3><BottomDiePins_State_StackLevel_4>5</BottomDiePins_State_StackLevel_4><BottomDiePins_Visibility_StackLevel_4>2</BottomDiePins_Visibility_StackLevel_4></BottomDiePins><Eps><AllEpsToggle>1</AllEpsToggle><AllEpsState>14</AllEpsState><AllResistiveToggle>1</AllResistiveToggle><AllResistiveState>14</AllResistiveState><AllCapacitiveEpsToggle>1</AllCapacitiveEpsToggle><AllCapacitiveEpsState>14</AllCapacitiveEpsState><AllConductiveEpsToggle>1</AllConductiveEpsToggle><AllConductiveEpsState>14</AllConductiveEpsState></Eps></Parts><AuxilaryGraphicsAndPCBs><AllAuxilaryGraphicsAndPCBsToggle>1</AllAuxilaryGraphicsAndPCBsToggle><AllAuxilaryGraphicsAndPCBsState>5</AllAuxilaryGraphicsAndPCBsState><AuxilaryGraphicsToggle>1</AuxilaryGraphicsToggle><AuxilaryGraphicsState>8</AuxilaryGraphicsState><AuxilaryPCBsToggle>1</AuxilaryPCBsToggle><AuxilaryPCBsState>12</AuxilaryPCBsState></AuxilaryGraphicsAndPCBs><TabExpand><LayerTabExpand><LayerTabExpand>0</LayerTabExpand><LayerTabExpand>1</LayerTabExpand><LayerTabExpand>1</LayerTabExpand><LayerTabExpand>1</LayerTabExpand></LayerTabExpand><PartTabExpand><PartTabExpand>0</PartTabExpand><PartTabExpand>1</PartTabExpand><PartTabExpand>1</PartTabExpand><PartTabExpand>0</PartTabExpand><PartTabExpand>0</PartTabExpand><PartTabExpand>0</PartTabExpand><PartTabExpand>0</PartTabExpand><PartTabExpand>0</PartTabExpand><PartTabExpand>0</PartTabExpand><PartTabExpand>0</PartTabExpand><PartTabExpand>0</PartTabExpand><PartTabExpand>0</PartTabExpand><PartTabExpand>0</PartTabExpand><PartTabExpand>0</PartTabExpand><PartTabExpand>0</PartTabExpand><PartTabExpand>0</PartTabExpand><PartTabExpand>0</PartTabExpand><PartTabExpand>0</PartTabExpand><PartTabExpand>0</PartTabExpand><PartTabExpand>0</PartTabExpand><PartTabExpand>0</PartTabExpand></PartTabExpand><AssemblyTabExpand><AssemblyTabExpand>1</AssemblyTabExpand><AssemblyTabExpand>1</AssemblyTabExpand><AssemblyTabExpand>1</AssemblyTabExpand></AssemblyTabExpand></TabExpand><RefDes><AllRefDesToggle>1</AllRefDesToggle><AllRefDesSelect>0</AllRefDesSelect><AllRefDesState>2</AllRefDesState><Start>1</Start><RefDesName>U1</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912835</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>Y1</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912836</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R1</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912837</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>J1</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912838</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>J2</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912839</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>J3</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912840</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>J4</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912841</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R2</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912842</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R3</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912843</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R4</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912844</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R5</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912845</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R6</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912846</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R7</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912847</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R8</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912848</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R9</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912849</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>J5</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912850</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>J6</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912851</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U2</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912852</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U3</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912853</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U4</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912854</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C1</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912855</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C2</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912856</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C3</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912857</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>D1</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912858</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C4</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912859</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>L1</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912860</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>D2</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912861</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U5</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912862</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R10</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912863</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U6</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912864</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>H1</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912865</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>H2</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912866</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>H3</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912867</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>H4</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912868</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>H5</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912869</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>H6</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912870</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U7</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912871</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R11</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912872</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>H7</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912873</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R12</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912874</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U8</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912875</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R13</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912876</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>D3</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912877</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R14</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912878</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>J7</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912879</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>S1</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912880</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U9</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912881</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>USB1</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912882</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R15</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912883</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R16</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912884</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C5</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912885</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R17</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912886</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R18</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912887</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U10</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912888</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U11</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912889</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>H8</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912890</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>H9</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912891</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R19</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912892</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R20</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912903</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R21</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912904</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R22</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912905</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R23</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912906</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R24</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912907</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R25</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912908</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R26</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912909</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R27</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912910</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R28</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912911</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R29</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912912</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>H10</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912913</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U12</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912914</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U13</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912915</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U14</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912916</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U15</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912917</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U16</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912918</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U17</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912919</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U18</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912920</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U19</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912921</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U20</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912922</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U21</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1073912923</UID><RefDesState>2</RefDesState><End>0</End></RefDes><Thick><ToggleThickTrace>0</ToggleThickTrace><ToggleThickPad>1</ToggleThickPad></Thick><RenderMode><SelectRenderMode>2</SelectRenderMode></RenderMode></PCBDesignProperties2.6>
|