mirror of
https://github.com/caperren/school_archives.git
synced 2025-11-09 21:51:15 +00:00
Corwin Perren
b300c76103
These are all design documents that I thought I had lost. It's may make me cringe, but it's still cool to use it to see how far I've come.
3 lines
23 KiB
XML
3 lines
23 KiB
XML
<?xml version="1.0"?>
|
|
<PCBDesignProperties2.6><Layers><Board><BoardOnOff>1</BoardOnOff><BoardState>6</BoardState><BoardSpecificOnOff>1</BoardSpecificOnOff><BoardSpecificState>13</BoardSpecificState><BoardSpecificTransState>1</BoardSpecificTransState><ContourOnOff>1</ContourOnOff><ContourState>13</ContourState><ContourTransState>1</ContourTransState><MountingHolesOnOff>1</MountingHolesOnOff><MountingHolesState>13</MountingHolesState><MountingHolesTransState>1</MountingHolesTransState><ObstructAllVisibility>1</ObstructAllVisibility><ObstructAllState>13</ObstructAllState><ObstructViaVisibility>1</ObstructViaVisibility><ObstructViaState>13</ObstructViaState><ObstructTraceVisibility>1</ObstructTraceVisibility><ObstructTraceState>13</ObstructTraceState><ObstructTraceViaVisibility>1</ObstructTraceViaVisibility><ObstructTraceViaState>13</ObstructTraceViaState><OtherHolesOnOff>0</OtherHolesOnOff><OtherHolesState>12</OtherHolesState><OtherHolesTransState>2</OtherHolesTransState><CavityVisibility>1</CavityVisibility><CavityState>13</CavityState><RouteBorderVisibility>1</RouteBorderVisibility><RouteBorderState>13</RouteBorderState></Board><AllLayers><AllTracesAndPadsOnOff>1</AllTracesAndPadsOnOff><AllTracesAndPadsState>2</AllTracesAndPadsState><AllTracesOnOff>1</AllTracesOnOff><AllTracesState>2</AllTracesState><AllTracesTransState>2</AllTracesTransState><AllPadsOnOff>1</AllPadsOnOff><AllPadsState>2</AllPadsState><AllPadsTransState>2</AllPadsTransState><AllPlanesOnOff>1</AllPlanesOnOff><AllPlanesState>10</AllPlanesState><AllPlanesTransState>2</AllPlanesTransState></AllLayers><Layer1><Start>1</Start><EntireLayerOnOff>1</EntireLayerOnOff><EntireLayerState>2</EntireLayerState><TracesOnOff>1</TracesOnOff><TracesState>2</TracesState><TracesTransState>2</TracesTransState><PadsOnOff>1</PadsOnOff><PadsState>2</PadsState><PadsTransState>2</PadsTransState><PlanesOnOff>1</PlanesOnOff><PlanesState>10</PlanesState><PlanesTransState>2</PlanesTransState><End>0</End></Layer1><Layer2><Start>1</Start><EntireLayerOnOff>1</EntireLayerOnOff><EntireLayerState>2</EntireLayerState><TracesOnOff>1</TracesOnOff><TracesState>2</TracesState><TracesTransState>2</TracesTransState><PadsOnOff>1</PadsOnOff><PadsState>2</PadsState><PadsTransState>2</PadsTransState><PlanesOnOff>1</PlanesOnOff><PlanesState>10</PlanesState><PlanesTransState>2</PlanesTransState><End>0</End></Layer2></Layers><Parts><TopParts><TopAllState>10</TopAllState><TopPlacementState>2</TopPlacementState><TopPlacementTransState>2</TopPlacementTransState></TopParts><BottomParts><BottomAllState>12</BottomAllState><BottomPlacementState>2</BottomPlacementState><BottomPlacementTransState>2</BottomPlacementTransState></BottomParts><TopPlacementObstructs><TopPlacementObsState>6</TopPlacementObsState><TopPlacementObsTransState>0</TopPlacementObsTransState></TopPlacementObstructs><BottomPlacementObstructs><BotPlacementObsState>6</BotPlacementObsState><BotPlacementObsTransState>0</BotPlacementObsTransState></BottomPlacementObstructs><TopBondWires><TopBondWires_State>5</TopBondWires_State><TopBondWires_Visibility>2</TopBondWires_Visibility><TopBondWires_State_BoardLevel>5</TopBondWires_State_BoardLevel><TopBondWires_Visibility_BoardLevel>2</TopBondWires_Visibility_BoardLevel><TopBondWires_State_StackLevel_1>5</TopBondWires_State_StackLevel_1><TopBondWires_Visibility_StackLevel_1>2</TopBondWires_Visibility_StackLevel_1><TopBondWires_State_StackLevel_2>5</TopBondWires_State_StackLevel_2><TopBondWires_Visibility_StackLevel_2>2</TopBondWires_Visibility_StackLevel_2><TopBondWires_State_StackLevel_3>5</TopBondWires_State_StackLevel_3><TopBondWires_Visibility_StackLevel_3>2</TopBondWires_Visibility_StackLevel_3><TopBondWires_State_StackLevel_4>5</TopBondWires_State_StackLevel_4><TopBondWires_Visibility_StackLevel_4>2</TopBondWires_Visibility_StackLevel_4></TopBondWires><BottomBondWires><BottomBondWires_State>5</BottomBondWires_State><BottomBondWires_Visibility>2</BottomBondWires_Visibility><BottomBondWires_State_BoardLevel>5</BottomBondWires_State_BoardLevel><BottomBondWires_Visibility_BoardLevel>2</BottomBondWires_Visibility_BoardLevel><BottomBondWires_State_StackLevel_1>5</BottomBondWires_State_StackLevel_1><BottomBondWires_Visibility_StackLevel_1>2</BottomBondWires_Visibility_StackLevel_1><BottomBondWires_State_StackLevel_2>5</BottomBondWires_State_StackLevel_2><BottomBondWires_Visibility_StackLevel_2>2</BottomBondWires_Visibility_StackLevel_2><BottomBondWires_State_StackLevel_3>5</BottomBondWires_State_StackLevel_3><BottomBondWires_Visibility_StackLevel_3>2</BottomBondWires_Visibility_StackLevel_3><BottomBondWires_State_StackLevel_4>5</BottomBondWires_State_StackLevel_4><BottomBondWires_Visibility_StackLevel_4>2</BottomBondWires_Visibility_StackLevel_4></BottomBondWires><TopDiePins><TopDiePins_State>5</TopDiePins_State><TopDiePins_Visibility>2</TopDiePins_Visibility><TopDiePins_State_BoardLevel>5</TopDiePins_State_BoardLevel><TopDiePins_Visibility_BoardLevel>2</TopDiePins_Visibility_BoardLevel><TopDiePins_State_StackLevel_1>5</TopDiePins_State_StackLevel_1><TopDiePins_Visibility_StackLevel_1>2</TopDiePins_Visibility_StackLevel_1><TopDiePins_State_StackLevel_2>5</TopDiePins_State_StackLevel_2><TopDiePins_Visibility_StackLevel_2>2</TopDiePins_Visibility_StackLevel_2><TopDiePins_State_StackLevel_3>5</TopDiePins_State_StackLevel_3><TopDiePins_Visibility_StackLevel_3>2</TopDiePins_Visibility_StackLevel_3><TopDiePins_State_StackLevel_4>5</TopDiePins_State_StackLevel_4><TopDiePins_Visibility_StackLevel_4>2</TopDiePins_Visibility_StackLevel_4></TopDiePins><BottomDiePins><BottomDiePins_State>5</BottomDiePins_State><BottomDiePins_Visibility>2</BottomDiePins_Visibility><BottomDiePins_State_BoardLevel>5</BottomDiePins_State_BoardLevel><BottomDiePins_Visibility_BoardLevel>2</BottomDiePins_Visibility_BoardLevel><BottomDiePins_State_StackLevel_1>5</BottomDiePins_State_StackLevel_1><BottomDiePins_Visibility_StackLevel_1>2</BottomDiePins_Visibility_StackLevel_1><BottomDiePins_State_StackLevel_2>5</BottomDiePins_State_StackLevel_2><BottomDiePins_Visibility_StackLevel_2>2</BottomDiePins_Visibility_StackLevel_2><BottomDiePins_State_StackLevel_3>5</BottomDiePins_State_StackLevel_3><BottomDiePins_Visibility_StackLevel_3>2</BottomDiePins_Visibility_StackLevel_3><BottomDiePins_State_StackLevel_4>5</BottomDiePins_State_StackLevel_4><BottomDiePins_Visibility_StackLevel_4>2</BottomDiePins_Visibility_StackLevel_4></BottomDiePins><Eps><AllEpsToggle>1</AllEpsToggle><AllEpsState>14</AllEpsState><AllResistiveToggle>1</AllResistiveToggle><AllResistiveState>14</AllResistiveState><AllCapacitiveEpsToggle>1</AllCapacitiveEpsToggle><AllCapacitiveEpsState>14</AllCapacitiveEpsState><AllConductiveEpsToggle>1</AllConductiveEpsToggle><AllConductiveEpsState>14</AllConductiveEpsState></Eps></Parts><AuxilaryGraphicsAndPCBs><AllAuxilaryGraphicsAndPCBsToggle>1</AllAuxilaryGraphicsAndPCBsToggle><AllAuxilaryGraphicsAndPCBsState>5</AllAuxilaryGraphicsAndPCBsState><AuxilaryGraphicsToggle>1</AuxilaryGraphicsToggle><AuxilaryGraphicsState>8</AuxilaryGraphicsState><AuxilaryPCBsToggle>1</AuxilaryPCBsToggle><AuxilaryPCBsState>12</AuxilaryPCBsState></AuxilaryGraphicsAndPCBs><TabExpand><LayerTabExpand><LayerTabExpand>0</LayerTabExpand><LayerTabExpand>1</LayerTabExpand><LayerTabExpand>1</LayerTabExpand><LayerTabExpand>1</LayerTabExpand></LayerTabExpand><PartTabExpand><PartTabExpand>1</PartTabExpand><PartTabExpand>1</PartTabExpand><PartTabExpand>1</PartTabExpand><PartTabExpand>0</PartTabExpand><PartTabExpand>0</PartTabExpand><PartTabExpand>0</PartTabExpand></PartTabExpand><AssemblyTabExpand><AssemblyTabExpand>1</AssemblyTabExpand><AssemblyTabExpand>1</AssemblyTabExpand><AssemblyTabExpand>1</AssemblyTabExpand></AssemblyTabExpand></TabExpand><RefDes><AllRefDesToggle>1</AllRefDesToggle><AllRefDesSelect>0</AllRefDesSelect><AllRefDesState>2</AllRefDesState><Start>1</Start><RefDesName>R20</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943225</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C6</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943219</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C1</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943224</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U12</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943289</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C38</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943229</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R16</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943230</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C5</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943220</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>Y1</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943295</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C37</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943233</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R19</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943234</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R21</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943235</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C2</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943223</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C36</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943238</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R15</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943239</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C39</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943274</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U1</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943296</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C35</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943242</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C40</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943243</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C3</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943222</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C4</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943221</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R22</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943244</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R14</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943246</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C33</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943276</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R25</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943247</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C27</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943273</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U7</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943299</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R1</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943249</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C32</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943253</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R12</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943254</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C31</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943258</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R13</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943259</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C21</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943275</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C30</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943263</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R11</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943264</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R24</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943265</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R10</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943226</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C29</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943269</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C34</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943270</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U3</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943288</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R18</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943271</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R17</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943272</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C26</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943227</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R8</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943228</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C25</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943231</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R9</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943232</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C24</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943236</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R7</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943237</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C23</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943240</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C28</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943241</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R6</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943245</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C8</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943277</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C7</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943278</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C45</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943279</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U4</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943298</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C20</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943251</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R5</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943252</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C19</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943256</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R3</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943257</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C18</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943261</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C22</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943262</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C17</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943267</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R4</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943268</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>J7</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943280</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>J6</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943281</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>J5</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943282</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>J4</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943283</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U21</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943284</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U14</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943285</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U15</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943286</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>J9</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943287</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>J8</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943290</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U23</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943321</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C44</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943292</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>H8</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943294</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U13</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943311</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U8</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943315</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U20</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943297</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C9</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943248</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U6</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943310</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C10</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943250</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U24</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943330</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C11</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943255</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U9</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943300</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C12</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943260</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U5</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943314</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C43</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943302</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>H3</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943304</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>L1</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943266</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C15</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943305</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>VR2</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943306</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U11</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943307</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U10</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943308</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C16</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943309</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U19</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943312</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C13</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943313</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C42</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943291</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>H2</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943293</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U2</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943316</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>VR1</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943317</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>J1</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943318</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>J2</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943319</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C14</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943320</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U18</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943322</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R2</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943323</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>MOSFET1</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943324</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C41</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943301</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>H1</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943303</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U22</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943325</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>S1</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943326</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>J3</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943327</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U17</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943328</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U16</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1074943329</UID><RefDesState>2</RefDesState><End>0</End></RefDes><Thick><ToggleThickTrace>0</ToggleThickTrace><ToggleThickPad>1</ToggleThickPad></Thick><RenderMode><SelectRenderMode>1</SelectRenderMode></RenderMode></PCBDesignProperties2.6>
|